

# Improvement of Voltage Linearity in High- $\kappa$ MIM Capacitors Using HfO<sub>2</sub>–SiO<sub>2</sub> Stacked Dielectric

Sun Jung Kim, *Student Member, IEEE*, Byung Jin Cho, *Senior Member, IEEE*, Ming-Fu Li, *Senior Member, IEEE*, Shi-Jin Ding, Chunxiang Zhu, *Member, IEEE*, Ming Bin Yu, Babu Narayanan, Albert Chin, *Senior Member, IEEE*, and Dim-Lee Kwong, *Senior Member, IEEE*

**Abstract**—It is demonstrated that the voltage coefficients of capacitance (VCC) in high- $\kappa$  metal–insulator–metal (MIM) capacitors can be actively engineered and voltage linearity can be significantly improved maintaining high capacitance density, by using a stacked insulator structure of high- $\kappa$  and SiO<sub>2</sub> dielectrics. A MIM capacitor with capacitance density of 6 fF/ $\mu\text{m}^2$  and quadratic VCC of only 14 ppm/V<sup>2</sup> has been demonstrated together with excellent frequency and temperature dependence (temperature coefficients of capacitance of 54 ppm/°C) as well as low leakage current of less than 10 nA/cm<sup>2</sup> up to 4 V at 125 °C.

**Index Terms**—Analog/mixed-signal ICs, high- $\kappa$  dielectric, high- $\kappa$ /SiO<sub>2</sub> stack, metal–insulator–metal (MIM) capacitor, voltage coefficient of capacitance (VCC).

## I. INTRODUCTION

HIGH- $\kappa$  metal–insulator–metal (MIM) capacitors have recently been studied for RF and analog/mixed-signal (AMS) ICs [1]–[9], and promising results for RF bypass or decoupling capacitor applications have been reported [2]–[4]. However, a high degree of voltage nonlinearity remains as a major concern on their application for high-performance AMS ICs [5]–[9]. Quadratic voltage coefficient of capacitance (VCC)  $\alpha$ , a critical factor for the dynamic range of analog circuits [1], [10], is known to be inversely proportional to dielectric thickness [8], [9]. Therefore,  $\alpha$  and capacitance density are in a trade-off relationship. Until now, there has been no known solution to achieve a capacitance density of higher than 5 fF/ $\mu\text{m}^2$  while keeping  $\alpha$  value of less than 100 ppm/V<sup>2</sup>, both of which are requirements by the year 2010 according to IRTS roadmap [1], [2], [5]–[9].

In this letter, we demonstrate that voltage linearity can be manipulated by the means of canceling out effect of two opposite signs of  $\alpha$  in HfO<sub>2</sub>/SiO<sub>2</sub> stack MIM capacitor.

Manuscript received April 21, 2004; revised June 2, 2004. The review of this letter was arranged by Editor K. De Meyer.

S. J. Kim, B. J. Cho, and C. Zhu are with Silicon Nano Device Laboratory, Department of Electrical and Computer Engineering, National University of Singapore, Singapore 119260 (e-mail: elebjcho@nus.edu.sg).

M.-F. Li and S.-J. Ding are with Silicon Nano Device Laboratory, Department of Electrical and Computer Engineering, National University of Singapore, Singapore 119260 and also with the Institute of Microelectronics, Singapore 117685.

M. B. Yu and B. Narayanan are with the Institute of Microelectronics, Singapore, 117685.

A. Chin is with the Department of Electronics Engineering, National Chiao Tung University, Hsinchu 300, Taiwan, R.O.C.

D.-L. Kwong is with the Department of Electrical and Computer Engineering, University of Texas, Austin, TX 78752 USA.

Digital Object Identifier 10.1109/LED.2004.832785

## II. PRINCIPLE AND DEVICE FABRICATION

The voltage linearity of MIM capacitors are expressed by the VCC obtained from a second order polynomial equation of  $C(V) = C_0 \cdot (\alpha \cdot V^2 + \beta \cdot V + 1)$ , where  $C_0$  is the capacitance at zero bias,  $\alpha$  and  $\beta$  represent the quadratic and linear VCC, respectively [10]. When the dielectric of MIM capacitor is a stack of two different materials, the capacitance-voltage relationship of the MIM capacitor can be expressed as follows:

$$C_{\text{stack}}(V) = \frac{C_1(V_1) \cdot C_2(V_2)}{C_1(V_1) + C_2(V_2)} = C_0 \cdot (\alpha \cdot V^2 + \beta \cdot V + 1) \quad (1)$$

where  $C_1(V_1) = C_{01} \cdot (\alpha_1 \cdot V_1^2 + \beta_1 \cdot V_1 + 1)$  and  $C_2(V_2) = C_{02} \cdot (\alpha_2 \cdot V_2^2 + \beta_2 \cdot V_2 + 1)$ , obtained from the two single-layer MIM capacitors. In this case, the shape of the capacitance–voltage ( $C$ – $V$ ) curve of the stacked dielectric MIM will be determined by the voltage divided between the two dielectrics. With the relationship between voltage drops across the two dielectrics and the equivalent oxide thickness (EOT) of the each dielectric layer being

$$V_1 = \delta_1 \cdot V, \quad V_2 = \delta_2 \cdot V, \quad \delta_1 = \frac{C_0}{C_{01}} = \frac{\text{EOT}_1}{\text{EOT}_{\text{stack}}} \text{ and } \delta_2 = 1 - \delta_1,$$

$\alpha$  and  $\beta$  of the stacked dielectric MIM capacitor in (1) can be approximated to

$$\alpha = \delta_1^3 \cdot \alpha_1 + \delta_2^3 \cdot \alpha_2, \quad \text{and} \quad \beta = \delta_1^2 \cdot \beta_1 + \delta_2^2 \cdot \beta_2. \quad (2)$$

If the voltage nonlinearity is mainly originated from the bulk properties of the dielectric, such as the change of dielectric permittivity with the voltage across the dielectrics [11], (2) implies that virtually zero VCC values are obtainable by optimizing  $\delta_1$  and  $\delta_2$  in case that the VCC of the two dielectrics have opposite signs. It is well known that SiO<sub>2</sub> MIM capacitors show negative parabolic curves in a  $C$ – $V$  relationship, while high- $\kappa$  MIM capacitors exhibit strong positive parabola probably due to high degree of electric field polarization and carrier injections [8].

In this letter, atomic layer deposition HfO<sub>2</sub> and plasma-enhanced chemical vapor deposition SiO<sub>2</sub> films are evaluated in stack structures between TaN electrodes. HfO<sub>2</sub>–SiO<sub>2</sub> dielectric layers are deposited on top of TaN (50 nm)/Ta (100 nm) bottom electrodes, which are formed on 500-nm isolation oxide. Sputtered TaN (150 nm) layer is used as a top electrode. The areas of the capacitors are defined by patterning the top electrodes using conventional optical lithography and dry etching. The maximum processing temperature used in this work is 420 °C. The film




Fig. 1. Normalized  $C-V$  curves ( $\Delta C/C_0$ ) of MIM capacitors with single  $\text{HfO}_2$  (12 nm), single  $\text{SiO}_2$  (4 nm), and  $\text{HfO}_2/\text{SiO}_2$  stack. Capacitance was measured at 100 kHz. It shows that the voltage linearity of the stacked dielectric capacitors can be manipulated by changing the thickness ratio. The experimental (solid circles) and the calculated (solid grey line)  $\Delta C/C_0$  curves of  $\text{HfO}_2$ (12 nm)/ $\text{SiO}_2$ (4 nm) stack MIM capacitors are in excellent agreement.

thicknesses are measured by cross-sectional transmission electron microscopy.

### III. RESULTS AND DISCUSSION

Fig. 1 shows the normalized  $C-V$  curves of MIM capacitors with single  $\text{HfO}_2$  (12 nm), single  $\text{SiO}_2$  (4 nm), and  $\text{HfO}_2/\text{SiO}_2$  stack. In the stack MIM, the  $\text{HfO}_2$  thickness is fixed at 12 nm while the  $\text{SiO}_2$  thickness varies from 2.4 to 6 nm. The single  $\text{HfO}_2$  capacitor shows a strong positive parabolic  $C-V$  curve, while the single  $\text{SiO}_2$  capacitor shows a negative parabolic  $C-V$  curve. Adding  $\text{SiO}_2$  layer to  $\text{HfO}_2$  MIM capacitors significantly improves voltage linearity, which eventually becomes negative parabola when 6-nm-thick  $\text{SiO}_2$  is used. This demonstrates that it is possible to engineer the quadratic VCC  $\alpha$  to be virtually zero by modulating the  $\text{HfO}_2$ - $\text{SiO}_2$  thickness ratio. The solid grey line in Fig. 1 represents the calculated result obtained using (2) for the given thickness ratio. The excellent agreement between the experimental and the calculated results confirms that the improved voltage linearity of the  $\text{HfO}_2/\text{SiO}_2$  stack MIM capacitors have resulted from the compensation of the opposite signs of VCC values between  $\text{HfO}_2$  and  $\text{SiO}_2$ . Hence, (2) can be a tool to predict and optimize the  $C-V$  characteristics of any other stacked or sandwiched dielectrics MIM capacitors if VCC values of the single-layer MIM capacitors are given. VCC values as a function of capacitance density extracted from the  $C-V$  curves in Fig. 1 are plotted in Fig. 2(a). In this case, the curve of  $\alpha$  crosses the zero line at the capacitance density of about  $5.8 \text{ fF}/\mu\text{m}^2$ , which is high enough for the AMS IC requirement by year 2010 [1]. By inserting  $\text{SiO}_2$  into high- $\kappa$  MIM capacitor, total capacitance density decreases. As seen in Fig. 2(b), however, adding  $\text{SiO}_2$  results in a faster drop in  $\alpha$ , compared to scaling thickness of  $\text{HfO}_2$  because of the canceling out effect of  $\alpha$  due to the negative signed  $\alpha$  of  $\text{SiO}_2$ . In Fig. 2(b), most recent results on high- $\kappa$  materials, such as  $\text{HfO}_2/\text{Al}_2\text{O}_3$  laminates [2],  $\text{HfAlO}$  [5], single layer  $\text{Ta}_2\text{O}_5$  [6], and  $\text{Ta}_2\text{O}_5$  with  $\text{Al}_2\text{O}_3$  barriers [7], are compared together. In our experiment, the best result was obtained from the  $\text{HfO}_2$ (12 nm)/ $\text{SiO}_2$ (4 nm) stack with its quadratic VCC and capacitance density of  $14 \text{ ppm}/\text{V}^2$  and  $6 \text{ fF}/\mu\text{m}^2$ , respectively.




Fig. 2. (a) Trends of VCC values with respect to capacitance density when  $\text{SiO}_2$  thickness changes from 6 to 2.4 nm at a given  $\text{HfO}_2$  thickness of 12 nm. (b) Comparison with other high- $\kappa$  MIM capacitors and the technology requirement for analog/mixed-signal capacitors specified by the latest ITRS.




Fig. 3. (a) Frequency dependence of  $\alpha$  and capacitance density of the  $\text{HfO}_2/\text{SiO}_2$  stack MIM capacitors. (b) Adding  $\text{SiO}_2$  layer improves TCC of  $\text{HfO}_2$  MIM capacitors by the compensation effect due to negative TCC of  $\text{SiO}_2$  MIM capacitors.

These data fall well within the *solutions-not-known* region in Fig. 2(b) according to the International Technology Roadmap for Semiconductors [1]. The optimum ratio of the dielectric thickness can vary with temperature, as the  $\alpha$  value tends to increase with temperature. Therefore, in actual device design, it is advisable to optimize the ratio of the dielectric thickness considering the  $\alpha$  value at the highest operating temperature required, so that the VCC requirement is to be met over the entire operating temperature.

Fig. 3(a) shows the frequency stability of  $\alpha$  in  $\text{HfO}_2$ - $\text{SiO}_2$  stack MIM capacitors and single  $\text{HfO}_2$  MIM capacitor. The single  $\text{HfO}_2$  MIM has strong dependence of  $\alpha$  on frequency, which is undesirable but a common property of high- $\kappa$  MIM capacitors [2]. However, the  $\text{HfO}_2$ - $\text{SiO}_2$  stack MIM capacitors show highly stable  $\alpha$  value with frequency, probably due to nondispersive characteristic of  $\text{SiO}_2$ . The compensation effect using the stack layer is also found in temperature coefficients of capacitance (TCC), which is another important parameter for precision MIM capacitors. Fig. 3(b) clearly shows the canceling out between strong positive values of TCC in  $\text{HfO}_2$  and well known negative TCC in  $\text{SiO}_2$  [12]. The MIM capacitors with 4- and 6-nm  $\text{SiO}_2$  layers show the TCC values of 54 and 30  $\text{ppm}/^\circ\text{C}$ , respectively, which are comparable to those reported for 90-nm RF/AMS foundry technology [13], but have three times higher capacitance density.




Fig. 4. (a) Leakage current versus voltage for the HfO<sub>2</sub>-SiO<sub>2</sub> stack MIM capacitors. (b) Critical voltage,  $V_c$ , versus capacitance density. The  $V_c$  values are obtained from the high temperature (125 °C). For the same capacitance density,  $V_c$  of HfO<sub>2</sub>-SiO<sub>2</sub> stack is even higher than that of other high- $\kappa$  MIM capacitors.

The added thin SiO<sub>2</sub> layer plays a critical role in leakage current ( $J_{\text{leak}}$ ) as well. Fig. 4(a) shows that increasing the thickness of SiO<sub>2</sub> layer substantially delays the on-set of the Poole-Frenkel type conduction [2], [3]. Although relatively thin HfO<sub>2</sub> and SiO<sub>2</sub> films are used to obtain high capacitance density,  $J_{\text{leak}}$  of less than 10 nA/cm<sup>2</sup> at  $\pm 3.3$  V, 125 °C is obtained, and the critical voltage  $V_c$ , the bias which keeps  $J_{\text{leak}}$  less than the required 10 nA/cm<sup>2</sup>, of higher than +4 V is achieved from the capacitors with 4- and 6-nm SiO<sub>2</sub> layers. The result also indicates that the SiO<sub>2</sub> layer thickness must not be in direct tunneling regime in order to ensure  $V_c$  to be higher than  $\pm 3.3$  V. Even higher  $V_c$  and lower  $J_{\text{leak}}$  are obtained under negative bias at top electrode (data not shown here). This asymmetry is due to asymmetric energy band diagram of metal-HfO<sub>2</sub>-SiO<sub>2</sub>-metal structure [14]. Compared to other high- $\kappa$  MIM capacitors, Fig. 4(b) shows that HfO<sub>2</sub>-SiO<sub>2</sub> stack has higher  $V_c$  at a given capacitance density, which may be attributed to the wide bandgap and low defect density of SiO<sub>2</sub> layer.

#### IV. CONCLUSION

We demonstrated that a well-engineered HfO<sub>2</sub>-SiO<sub>2</sub> stacked dielectric MIM capacitor can achieve a high capacitance of 6 fF/μm<sup>2</sup> together with a small quadratic VCC  $\alpha$  of 14 ppm/V<sup>2</sup>, which is the best ever reported so far. It also showed good TCC value of 54 ppm/°C and low leakage current less than 10 nA/cm<sup>2</sup> at 125 °C. The results suggest high- $\kappa$ /SiO<sub>2</sub> MIM

capacitor to be an excellent candidate for future AMS IC applications.

#### REFERENCES

- [1] *The International Technology Roadmap for Semiconductors*: Semicond. Ind. Assoc., 2003.
- [2] H. Hu, S. J. Ding, H. F. Lim, C. Zhu, M. F. Li, S. J. Kim, X. F. Yu, J. H. Chen, Y. F. Yong, B. J. Cho, D. S. H. Chan, S. C. Rustagi, M. B. Yu, C. H. Tung, A. Du, D. My, P. D. Foo, A. Chin, and D.-L. Kwong, "High performance ALD HfO<sub>2</sub> - Al<sub>2</sub>O<sub>3</sub> laminate MIM capacitors for RF and mixed signal IC applications," in *IEDM Tech. Dig.*, 2003, pp. 379-382.
- [3] S. J. Kim, B. J. Cho, M. F. Li, C. Zhu, A. Chin, and D.-L. Kwong, "HfO<sub>2</sub> and lanthanide-doped HfO<sub>2</sub> MIM capacitors for RF/mixed IC applications," in *Symp. VLSI Tech. Dig.*, 2003, pp. 77-78.
- [4] M. Y. Yang, C. H. Huang, A. Chin, C. Zhu, B. J. Cho, M. F. Li, and D.-L. Kwong, "Very high density RF MIM capacitors (17 fF/μm<sup>2</sup>) using high- $\kappa$  Al<sub>2</sub>O<sub>3</sub>-doped Ta<sub>2</sub>O<sub>5</sub> dielectrics," *IEEE Microwave Wireless Compon. Lett.*, vol. 13, pp. 431-433, Oct. 2003.
- [5] H. Hu, C. Zhu, X. F. Yu, A. Chin, M. F. Li, B. J. Cho, D.-L. Kwong, M. B. Yu, and P. D. Foo, "MIM capacitors using atomic-layer-deposited high- $\kappa$  (HfO<sub>2</sub>)<sub>1-x</sub>(Al<sub>2</sub>O<sub>3</sub>)<sub>x</sub> dielectrics," *IEEE Electron Device Lett.*, vol. 24, pp. 60-62, Jan. 2003.
- [6] L. Y. Tu, H. L. Lin, L. L. Chao, D. Wu, C. S. Tsai, C. Wang, C. F. Huang, C. H. Lin, and J. Sun, "Characterization and comparison of high- $\kappa$  metal-insulator-metal (MIM) capacitors in 0.13 μm Cu BEOL for mixed-mode and RF applications," in *Symp. VLSI Tech. Dig.*, 2003, pp. 79-80.
- [7] T. Ishikawa, D. Kodama, Y. Matsui, M. Hiratani, T. Furusawa, and D. Hisamoto, "High-capacitance Cu/Ta<sub>2</sub>O<sub>5</sub>Cu MIM structure for SoC applications featuring a single-mask add-on process," in *IEDM Tech. Dig.*, 2002, pp. 940-944.
- [8] C. Zhu, H. Hu, X. F. Yu, S. J. Kim, A. Chin, M. F. Li, B. J. Cho, and D.-L. Kwong, "Voltage and temperature dependence of capacitance of high- $\kappa$  HfO<sub>2</sub> MIM capacitors: a unified understanding and prediction," in *IEDM Tech. Dig.*, 2003, pp. 879-882.
- [9] S. J. Kim, B. J. Cho, M. F. Li, X. Yu, C. Zhu, A. Chin, and D.-L. Kwong, "PVD HfO<sub>2</sub> for high-precision MIM capacitor applications," *IEEE Electron Device Lett.*, vol. 24, pp. 387-389, June 2003.
- [10] K.-S. Tan, S. Kiriake, M. de Wit, J. W. Fattaruso, C.-Y. Tsay, W. E. Matthews, and R. K. Hester, "Error correction techniques for high-performance differential A/D converters," *IEEE J. Solid-State Circuits*, vol. 25, pp. 1318-1327, Dec. 1990.
- [11] C. Besset, S. Bruyere, S. Blonkowski, S. Cremer, and E. Vincent, "MIM capacitance variation under electrical stress," *Microelectron. Reliab.*, vol. 43, pp. 1237-1240, 2003.
- [12] M. Armacost, A. Augustin, P. Felsner, Y. Feng, G. Friese, J. Heidenreich, G. Hueckel, O. Prigge, and K. Stein, "A high reliability metal insulator metal capacitor for 0.18 μm copper technology," in *IEDM Tech. Dig.*, 2000, pp. 157-160.
- [13] C. H. Chen *et al.*, "A 90 nm CMOS MS/RF based foundry SOC technology comprising superb 185 GHz f<sub>T</sub> RFMOS and versatile, high-Q passive components for cost/performance optimization," in *IEDM Tech. Dig.*, 2003, pp. 39-42.
- [14] R. Degraeve *et al.*, "Stress polarity dependence of degradation and breakdown of SiO<sub>2</sub>/high- $\kappa$  stacks," in *Proc. IRPS*, 2003, pp. 23-28.